Abstract-Inadvertent but inevitable mismatches among nominally identical unit element 1-bit digital-to-analog converters (DACs) within a multi-bit Nyquist-rate DAC cause both static and dynamic error in the DAC's continuous-time output waveform. Prior calibration techniques are able to suppress static mismatch error, but have had limited success in suppressing dynamic mismatch error. This paper presents a digital calibration technique that adaptively measures and cancels both static and dynamic mismatch error over the DAC's first Nyquist band. The technique is capable of either foreground or background operation, and is relatively insensitive to non-ideal circuit behavior. The paper presents a rigorous mathematical analysis of the technique, and demonstrates the results of the paper with both behavioral and transistor-level circuit simulations.
I. INTRODUCTION

H
IGH-RESOLUTION
Nyquist-rate DACs with continuous-time output signals are required in critical applications such as wireless transmitters. Each such digital-to-analog converter (DAC) interpolates a discrete-time input sequence to create a continuous-time output signal, so it can be viewed as a device that generates an analog output pulse for each input code. Ideally, the output pulse during the nth clock interval is scaled by the nth input code value, and except for this scale factor all the pulses have the same shape.
Such DACs generally consist of several nominally identical unit element 1-bit DACs in parallel. Unfortunately, inadvertent but inevitable fabrication mismatches among the unit element 1-bit DACs often limit performance. The mismatches cause non-ideal deviations of both the scale factor and shape of each overall DAC output pulse. Error in the overall DAC's output waveform from mismatch-induced pulse scale factor deviations is called static mismatch error and that from mismatch-induced pulse shape deviations is called dynamic mismatch error. Both types of error can significantly limit performance in practice.
Of course, there are many other types of non-ideal circuit behavior that contribute error in addition to static mismatch error and dynamic mismatch error. For example, if any of the unit element 1-bit DAC output waveforms depend on prior DAC input values in addition to the current DAC input value, a type of dynamic error called inter-symbol interference (ISI) is introduced. Nevertheless, these other types of error can be mitigated to a large extent by known circuit and systemlevel techniques. The same is true of static mismatch error. In contrast, prior techniques have been less successful in mitigating dynamic mismatch error.
Dynamic element matching (DEM) and digital calibration have been applied to address this problem in prior work, but with mixed results. DEM has been shown to prevent both static and dynamic mismatch error from causing nonlinear distortion, but it does so at the expense of degrading signal-tonoise ratio (SNR) [1] - [4] . Digital calibration techniques have been demonstrated that reduce static mismatch error, but prior calibration techniques do not significantly reduce dynamic mismatch error [5] - [11] .
The difficulty arises from a fundamental property of continuous-time output DACs. Each DAC output pulse has a bandwidth that far exceeds the DAC's signal bandwidth, because the pulse's duration is limited to one clock interval. Hence, any technique to cancel dynamic mismatch error must either have a bandwidth that is much wider than the DAC's signal bandwidth, or must somehow perform frequency selective cancellation over a particular band of interest such as the first Nyquist band. The situation is different in systems that only use sampled versions of DAC output signals, such as switched-capacitor delta-sigma ADCs and pipelined ADCs, and well-known techniques have been developed to cancel or otherwise suppress the effects of component mismatches in such cases [12] - [14] . Unfortunately, these techniques are not applicable to DACs with continuous-time output signals that are not resampled such as in wireless transmitters. This paper proposes a mismatch noise cancellation (MNC) technique that addresses this problem. The MNC technique consists of a feedback path around a main DEM DAC. The feedback path adaptively measures and cancels both static and dynamic mismatch error within the DEM DAC's first Nyquist band. The feedback path consists of an ADC, digital signal processing logic, and a correction DAC. As demonstrated in the paper, the performance requirements of the ADC and correction DAC are modest compared to the overall system performance.
The feedback path forms an estimate of the Nyquist-band portion of the main DEM DAC's static and dynamic mismatch error by driving the correction DAC with the sum of the outputs of multiple digital filters driven by different pseudorandom digital sequences. The pseudo-random sequences are generated explicitly within the main DAC's DEM logic so they are known a priori, but the filter coefficients depend on the component mismatches, so they must be estimated by the MNC technique. The feedback path correlates a digitized version of the overall system's analog output waveform by time-shifted versions of each pseudo-random sequence and uses the results to adaptively estimate the filter coefficients. Thus, the feedback path implements several feedback loops that operate in parallel.
The MNC technique functions regardless of the DAC's input sequence, so it can be used in both foreground and background calibration modes. The convergence rate can be maximized in foreground mode, though, so foreground mode can be used to minimize the initial convergence time and background mode can be used to adaptively track out temperature variation effects.
The paper describes the proposed MNC technique in detail, presents a rigorous mathematical convergencerate analysis, and presents simulation results. Section II presents DEM DAC background information. Section III describes the MNC technique and its analysis in detail. Section IV presents behavioral and transistor-level simulation results that support the theoretical findings of the paper.
II. BACKGROUND INFORMATION
A. Ideal Behavior of a Practical DAC
As illustrated in Fig. 1 , a DAC converts a discrete-time digital sequence, x[n], with a sample-rate of f s , into a continuoustime analog waveform, y(t). The ideal output of a practical DAC is
and α(t) is a periodic pulse shaping waveform with period 1/ f s . 1 It can be verified that the continuous-time Fourier transform of y(t) is where
and T s = 1/ f s is the sample period of the DAC [15] . Example spectra are shown in Fig. 2 . The periodicity of the discrete-time Fourier transform gives rise to multiple Nyquist bands, three of which are shown in the figure. 2 A practical DAC is designed to faithfully represent its input sequence over a single Nyquist band, most commonly the first Nyquist band. Strictly speaking, this would require that A p ( j ω) have a magnitude of unity and a constant group delay over the desired Nyquist band, which is not easy to achieve with practical circuits. However, a digital filter can be inserted between x[n] and the DAC's input to compensate for deviations of A p ( j ω) from unity magnitude and constant group delay over the desired Nyquist band. Therefore, moderate deviations of A p ( j ω) from unity magnitude and constant group delay over the desired Nyquist band are not problematic in practice. 
B. Dynamic Element Matching
where L is the number of input levels minus one and is the DAC's minimum input step-size [3] . The DEM DAC consists of an all-digital DEM encoder followed by I 1-bit DACs, the outputs of which are summed to form y(t). The output of the i th 1-bit DAC has the form
where the 1-bit DAC's f s -rate input bit sequence, c i [n] , takes on values of 1 and 0, K i is a constant called the 1-bit DAC's weight, and e i (t) represents all deviations from pure two-level behavior including effects such as intentional pulse-shaping and unintentional error from non-ideal analog circuit behavior. By design, each K i is an integer, K 1 = 1, and [16] . In practice, 1-bit DAC weights of K i > 1 are implemented by combining multiple unit element 1-bit DACs in parallel. Thus, the i th 1-bit DAC consists of K i unit element 1-bit DACs in parallel.
The DEM encoder maps each input sample, x[n], to I output bits, c i [n], for i = 1, 2, . . . , I , under the constraint
This constraint is sufficient to ensure that the DEM DAC satisfies (1) with α(t) = 1 if e i (t) = 0 for every 1-bit DAC and that the number of input levels, L, is
In practice, e i (t) in (4) is often well-modeled as
where e 00i (t), e 01i (t), e 10i (t), and e 11i (t), are T s -periodic waveforms corresponding to the four different possibilities of the current and previous 1-bit DAC input bit values [15] . During any given T s clock period, e i (t) is equal to exactly one of the e 00i (t), e 01i (t), e 10i (t), and e 11i (t) waveforms, so e i (t) is non-periodic and signal-dependent in general.
In DEM DACs, the 1-bit DAC weights by design are such that for most values of x[n] there are multiple distinct sets of DEM encoder output bit values that satisfy (5) . During each T s clock period, the DEM encoder sets its output bits to one of these sets chosen as a function of a pseudo-random variable and, when spectral shaping of the DEM DAC error is required, also as a function of past input samples. This causes
where α(t) and β( [15] . The first term on the right side of (7) corresponds to the ideal DAC behavior given by (1) . The β(t) term is T s -periodic so it consists only of tones at multiples of f s . As these tones do not fall within any Nyquist band of the DAC output and do not depend on the DAC input, they do not cause significant problems in most DAC applications. Hence, e D AC (t) is the only significant undesirable component of the DAC output. It can be shown that (6) implies that e D AC (t) contains two types of error in general, one that depends only on the current DEM DAC input sample, and one that depends on both the prior and current DEM DAC input samples [15] . The first type of error is caused by mismatches among the nominally identical unit element 1-bit DACs, so it is the sum of all static mismatch error and dynamic mismatch error, and is called mismatch noise. The second type of error results from nonideal memory effects within each unit element 1-bit DAC that cause e i (t) to depend not only on c i [n t ] but also on c i [n t −1] . Hence, this latter type of error is ISI error.
DEM causes the mismatch noise to be a pseudo-random noise waveform that is free of nonlinear distortion, and in some cases spectrally shaped so as to minimize the noise within a desired frequency band. DEM causes much of the ISI error to be a pseudo-random waveform too, but even with DEM the ISI error contains a second-order distortion component. If DEM were not used (i.e., if the encoder were to choose only one of the possible sets of output bits for each given input value), (7) would still hold, but e D AC (t) would be a deterministic high-order nonlinear function of x[n].
III. MISMATCH NOISE CANCELLATION TECHNIQUE
A. Problem Statement
DEM DACs achieve high linearity by effectively converting much of what would otherwise be nonlinear distortion into pseudo-random noise. While often preferable to nonlinear distortion, the noise is nevertheless a problem in wideband analog signal generation applications.
In the absence of ISI, if all of the unit element 1-bit DACs were perfectly matched and clocked at exactly the same time, then e D AC (t) would be zero. In this case, the e 00i (t), e 01i (t), e 10i (t), and e 11i (t) waveforms would differ from 1-bit DAC to 1-bit DAC only by the ideal 1-bit DAC scale factors, K i . However, mismatches among the unit element 1-bit DACs including relative skew among their clock signals inevitably result from random errors introduced during fabrication as well as from systematic circuit design and layout constraints. Some of these errors change the scale factors of the e 00i (t), e 01i (t), e 10i (t), and e 11i (t) waveforms thereby giving rise to static mismatch error in the DAC's output waveform. Others change the relative shapes of the e 00i (t), e 01i (t), e 10i (t), and e 11i (t) waveforms across the 1-bit DACs thereby giving rise to dynamic mismatch error in the DAC's output waveform. As examples, in current steering 1-bit DACs, threshold voltage mismatches among the current source transistors contribute static mismatch error whereas capacitance mismatches and clock skew contribute dynamic mismatch error.
The objective of the proposed MNC technique is to adaptively measure and cancel the entire mismatch noise component of e D AC (t) over the first Nyquist band, which includes both static and dynamic mismatch error. The MNC technique cancels only a portion of the ISI error component of e D AC (t), so it should be applied to DEM DACs in which ISI error is not the dominant type of error. This requires that the rise and fall transients of each unit element 1-bit DAC are sufficiently well matched or else that return-to-zero (RZ) 1-bit DACs are used. RZ 1-bit DACs reset their outputs to a fixed value (usually zero) at the end of each T s clock period. This causes e 00i (t) = e 10i (t) and e 11i (t) = e 01i (t) in (6), so ISI is avoided because e i (t) does not depend on past values of c i [n]. 
B. Proposed Solution
The MNC technique is explained below in the context of a design example that targets an effective number of bits (ENOB) of 13.5 over a 200 MHz first Nyquist band. The purpose of presenting the MNC technique in the context of the design example is to simplify the explanation, but the technique is not restricted to the specific design example details. Fig. 4 shows a high-level block diagram of the design example system. It consists of a main DAC and a feedback path. The feedback path consists of a VCO-based oversampling ADC of the type described in [17] with an oversampling ratio of R = 5, a digital lowpass decimation filter, a bank of digital residue error estimators, and a correction DAC. The details of each block and the overall system's theory of operation are described in the remainder of this section and in Section IV, respectively.
The main DAC is a 14-bit DEM DAC with a DEM encoder of the type described in [3] , 36 current-steering RZ 1-bit DACs, and a clock rate of f s = 400 MHz. As shown in [16] , it converts the input sequence, x[n], into an analog waveform, y(t), given by (7) with
where [n] are zero-mean, independent random variables. As the d k (t) waveforms are functions of component mismatches, they are not known a priori. In contrast, the s k [n] sequences are generated explicitly within the DEM encoder, so they are known to the system a priori. Like the main DAC, the correction DAC is based on currentsteering 1-bit DACs, and both DACs have differential outputs. The differencing operation in Fig. 4 is implemented at the circuit level by simply connecting the negative and positive outputs of the correction DAC to the positive and negative outputs, respectively, of the main DAC. Although not shown explicitly in Fig. 4 , the output of the bank of error residue estimators is re-quantized to have the same minimum step-size as the correction DAC. This stepsize must be small enough that both the quantization error and any additional error introduced by the correction DAC have negligible effects on the performance of the overall system. It was found that a step-size equal to a quarter of that of the main DAC is more than sufficient to meet this objective. The maximum swing of the main DAC's output, y(t), is much greater than that of e D AC (t) in practice, so the maximum swing of the correction DAC need only be a fraction of that of the main DAC. This makes it practical for the correction DAC's resolution to be modest despite its reduced minimum step-size relative to that of the main DAC. Accordingly, in this design example the correction DAC has a resolution of 9-bits and does not incorporate DEM.
The VCO-based ADC and lowpass decimation filter are designed such that the f s sample-rate output of the decimation filter is equivalent to a digitized version of just the first Nyquist band of the overall output, v(t). Although the design example system has a 200 MHz Nyquist band and an ADC oversampling ratio of R = 5, simulation results suggest that fairly high ADC noise and nonlinear distortion can be tolerated. In particular, they indicate that the noise and nonlinear distortion introduced by the VCO-based ADC prototype in [17] would negligibly affect the performance of the feedback loop even without the digital linearization described in [17] . They also indicate that the high input impedance of the ADC would negligibly load the outputs of the DACs.
The s k [n] residue estimators in Fig. 4 for k = 1, 2, . . . , 35 are digital blocks that together generate the correction DAC's input sequence. Each s k [n] residue estimator is responsible for adaptively generating an output sequence that contributes a component in the correction DAC's output equal to the portion of the kth term in (8) over the first Nyquist band.
The details of the s k [n] residue estimator for each k are shown in Fig. 5 , wherein N, P, Q, and K have values of 9, 3, 15, and 6 · 10 −5 , respectively, for the example system. As described in more detail shortly, N represents a tradeoff between cancellation accuracy and digital complexity, P and Q are chosen according to the delay and impulse response spread, respectively, of the MNC feedback path, and K represents a tradeoff between MNC convergence speed and accuracy. [n] sequences are restricted to values of −1, 0, and 1 which greatly simplifies the multipliers, and they are known to the system because they are calculated explicitly within the main DAC's DEM encoder. P-sample advanced versions of the s k [n] sequences are required, but this is not an issue provided x[n] is known P samples in advance.
It can be seen from Fig. 5 that the output of the s k [n] residue estimator can be written as
where 
C. Mismatch Noise Cancellation Principle
Even though the correction DAC does not incorporate DEM, its output has the same form as (7), i.e.,
where the subscript c is used to distinguish the various terms from their main DAC counterparts, except e D AC-c (t) is harmonic distortion rather than noise [18] . Analysis as well as transistor-level simulations with realistic mismatches indicate that the correction DAC's minimum step-size is sufficiently small relative to that of the main DAC that e D AC-c (t) is negligible relative to e D AC (t). Hence, e D AC-c (t) is neglected in the analysis below. The β c (t) term is also neglected, because it does not have any components within the first Nyquist band, so it does not interfere with the cancelation process. Therefore, by the same reasoning that led to (2), the continuous-time Fourier transform of the correction DAC output over the first Nyquist band is well-approximated as
where X c (e j ω ) is the discrete-time Fourier transform of x c [n] and A p-c ( j ω) is the continuous-time Fourier transform of the right side of (3) with α(t) replaced by α c (t). Also by the same reasoning that led to (2), the continuous-time Fourier transform of (8) is
where
is the continuous-time Fourier transform of the right side of (3) 
with α(t) replaced by d k (t).
To cancel e D AC (t) over the first Nyquist band it is necessary for (11) and (12) to equal each other for all |ω| < π f s . It follows from (11), (12), and Fig. 6 that this is achieved if
The inverse discrete-time Fourier transform of the right side of (13) is the ideal H k (z) filter impulse response and it is both infinite-length and two-sided, yet the actual H k (z) filters only have impulse responses that are nonzero for n = 0, 1, . . . , N −1. Consequently, it is not possible to satisfy (13) perfectly. However, (13) represents a stable system, so the ideal impulse response converges to 0 as n → ±∞. It follows from (13) that P is just a delay term, so increasing P simply shifts the ideal impulse response to the right. Consequently, P can be chosen large enough that the terms of the ideal impulse response are negligible for n < 0. Similarly, N can be chosen large enough that the terms of the ideal impulse response are negligible for n ≥ N. So choosing N and P ensures that the error incurred by using length-N H k (z) filters to approximate (13) is negligible. As demonstrated in Section IV, N = 9 and P = 3 are sufficient to achieve more than 2.5 bits of both static mismatch error and dynamic mismatch error cancellation in the design example system. It remains to show that the feedback causes a k,m [n] for m = 0, 1, . . . , N − 1 and k = 1, 2, . . . , 35 to converge to values that cause (13) to be well approximated. A rigorous analysis that proves this result is presented next.
D. Convergence Analysis
The decimation filter's output can be written as r Each term in the summation on the right side of (8) has the form of (1) 
To the extent that nonlinearity and aliasing from the ADC can be neglected, similar reasoning implies that the relationship between x c [n] and r c [n] must also be that of a causal discretetime LTI system. Hence,
where −h c [n] is the LTI system's impulse response (the −1 factor in this definition of h c [n] simplifies notation in the subsequent analysis). Furthermore, h c [n] = 0 for all n < 0 for causality and also for n = 0 to prevent the feedback loop from being delay-free. These observations and the signal processing operations shown in Fig. 4 and Fig. 5 imply that the input to and the output of the mth accumulator in the s k [n] residue estimator can be written as
and (16) and (17) imply that a l, j [n] does not depend on s k [n ] for any n ≥ n + P. These properties with (14) and (16) imply that
Given that K is very small (e.g., K = 6 · 10 −5 in the design example) it follows from (17) that a l, j [i ] is only very weakly correlated with s k [n − m + P − Q] for all other values of l, i , and j in the triple sum of (18) . Hence, any of these terms that are non-zero are very close to zero because all non-zero values of s k [n − m + P − Q] are independent, zero-mean random variables. Consequently, (18) can be well approximated as
The expectation operator is linear, so (17) implies
The set of difference equations given by (20) 
given by (19) for m = 0, 1, . . . , N − 1 specifies the evolution of the expectation of the coefficients of the kth FIR filter in Fig. 6 . However, these difference equations present two analysis complications because of the s 2 k term in (19) . One complication is that the difference equations, while linear, are not time-invariant because the s 2 k terms are zero for some values of n. The other complication is that the s 2 k terms across the different equations are not zero for the same values of n.
The latter complication can be solved by replacing n with n + m in each of the difference equations, because, as can be verified from (19), the s 2 k terms in the expressions for u k,m [n + m] are identical for all m = 0, 1, . . . , N − 1. The N equations obtained by substituting (19) into (20) for every m = 0, 1, . . . , N − 1 and replacing every occurrence of n by n + m can be written in matrix form as
. . .
and
This is an N-dimensional, Qth-order, time-varying matrix difference equation. It converges if and only if a k [n] → a k as n → ∞ where a k is the constant steady-state solution of (21) . Furthermore, if the system converges it follows from taking the limit of (21) as n → ∞ that
Defining (21) and (24) imply that
and the system converges if and only if
were never zero, then (25) would be a time-invariant as well as linear matrix difference equation. In this case (25) could be rewritten as a QN-dimensional, first-order matrix equation and shown to converge provided the eigenvalues of its system matrix all have magnitude less than one. Unfortunately, s k [n] = 0 for some values of n as described above, which complicates the analysis. A new analysis is presented in the remainder of the section that addresses this problem. The analysis shows that the system parameters can be chosen such that z k [n] → 0 as n → ∞ and provides a measure of the convergence rate.
The analysis makes use of the following standard matrix theory definitions and results [19] . respectively, and these definitions imply that
For any two vectors v and w of equal dimension
The following system-related definitions are used by the theorems presented below:
The following theorem shows that z k [n] → 0 as n → ∞ for the case where the system is started at time n = 0 with all registers initialized to zero. It does so by showing that
for all m ≥ 1, where J m is the mth largest non-negative integer n for which s k [n + P − Q] = 0.
As implied by (25), z k [n] = z k [n − 1] when n = J m for any m = 1, 2, . . ., so the theorem implies that z k [n] → 0 at least exponentially with the number of times that s k [n + P − Q] = 0 over n provided the theorem's hypothesis is satisfied.
As explained below, the conditions placed on h c [n] and K by the theorem's hypothesis are easy to meet in a practical design, and the dependence of the convergence on how frequently s k [n + P − Q] is non-zero does not present a problem in practice.
The theorem also gives insight into the choice of Q. The requirement that 0 ≤ r < 1 implies that h c [Q] must be positive and that it must be the maximum value of the impulse response.
Proof of Theorem 1: If a k = 0 then (25) implies that z k [n] = 0 for all n ≥ 0, so Theorem 1 holds for this case. The remainder of the proof considers the case of a k = 0.
The proof uses mathematical induction. The inductive step, which is proven shortly, is: for any m = 1, 2, 3, . . ., if
for all −Q+1 ≤ i < J m , 3 then the conditions of the theorem's hypothesis are sufficient to ensure that (32) holds for i = J m and
The induction base step, i.e., that (32) holds for −Q + 1 ≤ i < J 1 , follows directly from (25), the max norm definition in (26), and the condition that Hence, it remains to show that the inductive step is true. This is done in the remainder of the proof.
For any m = 1, 2, 3, . . ., let n = J m (to simplify the notation). Then (25) reduces to
which can be rewritten as
and further rewritten as
where I is the N × N identity matrix. Taking the L 1 norm of (36) and applying (28) multiple times yields
Let v be any real N-dimensional column vector. Then
Applying (27) (28) to (39) gives
The requirement that 0 ≤ r < 1 and (29) 
and (42) and (43), and the results into (37) and (38) yields
Equation (25) for n ≥ 0 and the condition (44) and (45) 
Given that n = J m , substituting (30) into (53) results in (33) and substituting (30) into (54) results in
This finishes the proof because (55) implies that (32) with i = n is satisfied provided g < 1.
Theorem 2 extends the result of Theorem 1 to cover all possible initial conditions. It shows that while the specific form of z k [n] depends on the system's initial conditions, the convergence of ||z k [n]|| is still exponential for any K and h c [n] that satisfy the hypothesis of Theorem 1 regardless of the initial conditions. Theorem 2: Provided 0 ≤ r < 1 and 0 < g < 1, z k [n] can be written as
where for every J m ≥ Q − j ,
and for all non-negative n = J m
It can be verified by substituting (59) into (56) that (59) is a solution of (56) for −Q ≤ n < 0. It follows from (25) that z k [n] for all n ≥ 0 is uniquely determined by (25) and the values of
for all n ≥ 0 is uniquely determined by (25), (56), and (59). Equation (25) is a linear matrix difference equation, so, as can be seen by substituting (56) into (25), z k, j [n] for n ≥ 0 can be defined as
This with (59) completely specifies z k, j [n] for n ≥ −Q. It follows from (60) and the definition of J m that (58) holds for all non-negative n = J m , so it remains to show that (57) holds for all J m ≥ Q − j . This is done below by induction.
For all n ≥ 0, (60) implies that
are all zero. In this case, (57) holds for all J m ≥ Q − j , and (58) holds for all non-negative n = J m . All other cases are considered in the remainder of the proof.
As can be seen from (59), the first j values of 
for all − j + 1 ≤ i < J p . where p is the smallest integer for which J p ≥ Q − j . This is the induction base step. By exactly the same reasoning used in the proof of Theorem 1, the following inductive step holds for each z k, j [n]: for any m = p, p + 1, p + 2, p + 3, . . ., if (61) holds for all − j + 1 ≤ i < J m then the conditions of the theorem's hypothesis are sufficient to ensure that (61) holds for i = J m and (57) holds.
It follows from induction that (57) holds for all J m ≥ Q − j .
Theorems 1 and 2 provide conditions for which the convergence of ||z k [n]|| is bounded from above by a decaying exponential sequence. The following corollary shows that these same conditions ensure that the convergence of ||z k [n]|| is also bounded from below by a decaying exponential sequence.
Corollary: Provided 0 ≤ r < 1 and 0 < g < 1,
for every J m ≥ Q − j . Proof: The proof follows directly from that of Theorem 2.
E. Noise Versus Convergence Rate Tradeoff
As described in Section III-C, the MNC technique causes the impulse responses of the adaptive filters shown in Fig. 6 As with most adaptive filter analyses, the analysis of Section III-D does not provide insight into the variance of the noise component in each a k,m [n] sequence. It does not even rule out the possibility that the variance could diverge as n → ∞, which, of course, would be catastrophic for the MNC technique. Fortunately, intuitive reasoning and extensive simulations run by the authors, some of which are presented in Section IV, indicate that the variance of the noise can be made arbitrarily small by reducing the feedback loop gain, K . Specifically, it is reasonable to expect from (17) that reducing K reduces the sample-to-sample variability, and therefore the variance, of the noise component of a k,m [n] . Simulation results presented in the next section bear this out. This and the results of Section III-D imply the usual tradeoff between convergence rate and accuracy in adaptive systems. Reducing K reduces the convergence error variance, but it also reduces the convergence rate.
At first glance it might also appear that there is a tradeoff between the convergence rate and how frequently non-zero values of each s k [n] sequence occur. As described in [16] , the values of n for which s k [n] = 0 are partly dependent on the DEM DAC's input sequence, so it follows from the results of Section III-D that the convergence rate of a k,m [n] has a dependency on the DEM DAC's input sequence. For example, if the input sequence were such that s k [n] = 0 for all n, then a k,m [n] would remain constant. On the other hand, it can be seen from (8) [n] . These two effects tend to cancel each other out in practice.
It can be seen from Figures 4 and 5 that a change in the ADC gain is mathematically equivalent to a change in K . Therefore, any variations in the ADC gain simply change the tradeoff between the convergence error variance and the convergence rate. This suggests that the system is not highly sensitive to ADC gain variations such as might be caused by temperature variations during background calibration. Indeed, simulation results performed by the authors during which the ADC gain was varied by up to 50% during background calibration showed negligible effect on MNC accuracy.
F. Clock Jitter and Feedback Path Noise and Nonlinearity
It follows from the analysis in Section III-D that the multiplication of the decimation filter output, r The same is true of ADC noise provided it is uncorrelated with s k [n + P − Q − m]. Consequently, an ADC with a low SNR can be tolerated as demonstrated in the next section. In the design example a VCO-based ADC is used because the noise it introduces is essentially uncorrelated with its input signal, which ensures that it is uncorrelated with s k [n + P − Q − m]. Most other types of ADCs have this property too, so they could be used in place of the VCO-based ADC, although in most such cases a high-impedance input buffer would be necessary to prevent the ADC's input network from disturbing the main DAC's output waveform.
It is also demonstrated in the next section that an ADC with relatively high nonlinearity can be tolerated by the MNC technique. The reasons for this nonlinearity tolerance are explained in the remainder of this section.
As described in Section III, the additive terms in the ADC's input signal which are proportional to s k [n] for k = 1, 2, . . . , 35 are the terms that the MNC technique measures. In this sense they can be viewed as the desired terms from the perspective of the MNC technique's measurement process. Each desired term consists of two additive parts: one that comes from e D AC [n] so it has the form s k [n]d k (t), and the other that comes from the correction DAC. The first part is very small relative to the ADC's input range because d k (t) arises from component mismatches. The second part is similarly small by design because it is intended to cancel the first part over the first Nyquist band.
It follows that nonlinear distortion from the ADC causes the decimation filter output to contain numerous additive terms that are each proportional to the products of multiple values of (s i [n] . Not only are there relatively few such terms, but the terms are much smaller than the corresponding desired terms even when the ADC is fairly nonlinear. Each such error term is proportional to one of the ADC's secondor-higher-order Taylor coefficients, which is much less than unity, as well as one of the desired terms raised to the pth power. For p = 3, 5, 7, . . ., the terms are particularly small because the desired terms are small to begin with.
Furthermore, the estimate of e D AC [n] need not be highly accurate to significantly improve the system's overall SNR. For example, suppose that e D AC [n] degrades the main DEM DAC's peak SNR in the absence of the MNC technique by more than 6 dB. Then, even if the MNC technique were applied for a case where the error terms described above are so severe that they cause the estimate of e D AC [n] to deviate from the actual e D AC [n] by 50%, the MNC technique would still improve the overall SNR by as much as 6 dB.
IV. SIMULATION RESULTS
The system shown in Fig. 4 and described above was simulated in the Cadence Virtuoso environment with the STMicroelectronics FDSOI 28 nm CMOS process design kit. Relevant additional design details and two sets of simulation results are presented in this Section. The first set of simulation results demonstrates the performance of the MNC technique after convergence. The second set demonstrates the convergence behavior of the MNC technique.
Both the main and correction DACs incorporate RZ 1-bit DACs similar to the type described in [20] with an RZ duration of 25% of the clock period. All operate from a 1.8 V supply The static mismatch of each of the smallest 1-bit DACs in the main DAC was chosen as a Gaussian random variable with a standard deviation of 3.2% of the 1-bit DAC's step-size, . That of each larger 1-bit DAC in the main DAC was chosen the same way except with a standard deviation of 3.2% divided by the square root of the 1-bit DAC's weight, e.g., the standard deviation of the largest 1-bit DACs is 0.1% of their 1024 step-size. The static mismatches in the correction DAC were chosen in the same fashion except starting from minimumsize 1-bit DACs with a standard deviation of 6.4% of their step-size, c .
The dynamic mismatches of the 1-bit DACs were implemented in two ways. A random Gaussian time skew with a standard deviation of 1.8 ps was applied to each 1 bit DAC switch driver. Additionally, for the 1-bit DAC of lower weights, the sizes of their current steering switches were not scaled in proportion due to minimal width limitation of technology, which introduces systematic dynamic mismatches.
The VCO-based ADC is similar to that presented in [17] except without the digital calibration circuitry. As in [17] , each VCO consists of an open-loop voltage-to-current (V/I) converter followed by a current-controlled ring oscillator (ICRO). The V/I converter is a source degenerated differential pair, and the ICRO is a pseudo-differential ring of current-starved inverters. Accordingly, the VCO, and, thus, the VCO-based ADC, are highly nonlinear. For example, simulations indicate that for a full-scale sinusoidal input signal the ADC's 2nd, 3rd, and 4th harmonics are −26 dBc, −47 dBc, and −64 dBc, respectively. As demonstrated below, and for the reasons described in Section III-F, this nonlinearity does not limit the simulated system's performance.
The decimation filter is implemented as a 33-tap polyphase FIR filter for low hardware complexity [21] . As described in Section III, h c [n] is defined as the impulse response from the input of the correction DAC to the output of the decimation filter. The values of h c [n] were extracted from circuit simulation of the correction DAC, ADC, and decimation filter operating together, and the gain of the decimation filter was normalized such that h c [Q] = 1. The extracted values were found to depend only weakly on the behavior of the correction DAC and ADC so they do not change significantly over process and temperature variations. Substituting the extracted values of h c [n] into (23), (29), and (30) results in g = 0.0018 and r = 0.25, which easily satisfy the hypotheses of the theorems in Section III-D.
In the first set of simulations (shown in Figures 7, 8 , and 9) all the 1-bit DAC current sources and switches and the ADC's V/I converters were simulated at the transistor level. The remaining analog circuitry, e.g., the 1-bit DAC switch drivers Representative simulated output Spectra without/with MNC for a −1 dB full scale signal. The SNDR bandwidth is 0 to 0.42 f s . Fig. 8 .
Representative simulated output Spectra without/with MNC with −4dBFS input tone. and the ADC's ICROs, as well as all the digital logic was simulated at the behavioral level using Verilog-AMS to reduce simulation time. The transistor-level portions of the simulations enhance realism, but significantly increase simulation time, so the simulations were run with the MNC technique implemented in foreground mode to minimize convergence time and, therefore, simulation time.
The DEM DAC was driven by a digital sequence that toggles back and fourth between −2389.5 and −2388.5 at the clock rate. This input sequence was chosen because it is both simple and ensures that each s k [n] sequence is nonzero at least 30% of the time. Two minor enhancements were applied to reduce convergence time. The first enhancement is the use of a few extra 1-bit DACs to cancel most of the signal component of the main DACs output prior to the ADC. This allowed the loop gain, K , to be increased without a significant noise penalty. The extra 1-bit DACs were simulated at the transistor-level with mismatches chosen as described above. The second enhancement is to use a 4× larger value of K for the first 100 μs of convergence time than used for the remaining convergence time. With these enhancements the total convergence time was 250 μs, which corresponds to approximately three weeks of simulation time.
Representative simulated output spectra are shown in Fig. 7 for a −1 dB full-scale sinusoidal input without and with the MNC technique enabled. In each case the 14-bit input signal was generated by adding a dither sequence that is white and uniformly distributed between − /2 and /2 to a floating point sinusoidal signal and quantizing the result to 14 bits. Output spectra of the main DAC for the ideal case of no unit element mismatches are also shown in Fig. 7 to provide a comparison baseline. The decimation filter's relatively short length resulted in aliasing that limits MNC performance in the top 16% of the first Nyquist band. 4 This was considered a reasonable design tradeoff, so the signal band is taken to range from zero to 0.42 f s = 168 MHz.
The simulation results indicate that the MNC technique increased the signal-to-noise-and-distortion ratio (SNDR) from 66.4 dB (10.8 bits) to 81.9 dB (13.4 bits). Separate simulations suggest that the static mismatch error and dynamic mismatch error for this case contribute roughly equal SNR degradation over the first Nyquist band.
Additional simulated output spectra are shown in Figures 8 and 9 for different input signal amplitudes without and with the MNC technique enabled. In each case the results show the expected SNDR improvement when the MNC technique is enabled. Other simulations that have been run by the authors for many different input signals and random number seeds yield comparable results.
The second set of simulations model the system with the same parameters and non-ideal behavior described above except that K was set to its final value from the start, and all components were simulated at the behavioral level to avoid excessive simulation time. The left plot in Fig. 10 
